

8-BIT PARALLEL-IN/SERIAL-OUT SHIFT REGISTER

FEATURES

- Asynchronous 8-bit parallel load
- Synchronous serial input
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT165 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LS TTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT165 are 8-bit parallel-load or serial-in shift registers with complementary serial outputs (Q₇ and Q₇) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the D₀ to D₇ inputs are loaded into the register asynchronously.

When $\overline{PL}$ is HIGH, data enters the register serially at the D_s input and shifts one place to the right (Q₀ → Q₁ → Q₂, etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q₇ output to the D_s input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable ($\overline{CE}$) input. The pin assignment for the CP and $\overline{CE}$ inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input $\overline{CE}$ should only take place while CP HIGH for predictable operation. Either the CP or the $\overline{CE}$ should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.

APPLICATIONS

- Parallel-to-serial data conversion

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t _{PHL} / t _{PLH}	propagation delay CP to Q ₇ , Q ₇ PL to Q ₇ , Q ₇ D ₇ to Q ₇ , Q ₇	C _L = 15 pF V _{CC} = 5 V	16 15 11	14 17 11	ns ns ns
f _{max}	maximum clock frequency		56	48	MHz
C _I	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	35	35	pF

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

Notes

1. CPD is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz C_L = output load capacitance in pF
f_o = output frequency in MHz V_{CC} = supply voltage in V
Σ (C_L × V_{CC}² × f_o) = sum of outputs

2. For HC the condition is V_I = GND to V_{CC}
For HCT the condition is V_I = GND to V_{CC} - 1.5 V

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\overline{PL}$	asynchronous parallel load input (active LOW)
7	$\overline{Q}_7$	complementary output from the last stage
9	Q ₇	serial output from the last stage
2	CP	clock input (LOW-to-HIGH edge-triggered)
8	GND	ground (0 V)
10	D _s	serial data input
11, 12, 13, 14, 3, 4, 5, 6	D ₀ to D ₇	parallel data inputs
15	$\overline{CE}$	clock enable input (active LOW)
16	V _{CC}	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

FUNCTION TABLE

OPERATING MODES	INPUTS					Q _n REGISTERS		OUTPUTS	
	PL	CE	CP	D _s	D ₀ -D ₇	Q ₀	Q ₁ -Q ₆	Q ₇	Q ₇ -bar
parallel load	L	X	X	X	L	L	L - L	L	H
	L	X	X	X	H	H	H - H	H	L
serial shift	H	L	↑	l	X	L	q ₀ -q ₅	q ₆	q ₆ -bar
	H	L	↑	h	X	H	q ₀ -q ₅	q ₆	q ₆ -bar
hold "do nothing"	H	H	X	X	X	q ₀	q ₁ -q ₆	q ₇	q ₇

H = HIGH voltage level
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = LOW voltage level
l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition
X = don't care
↑ = LOW-to-HIGH clock transition




Fig. 5 Logic diagram.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)							UNIT	TEST CONDITIONS	
		74HC								V _{CC} V	WAVEFORMS
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t _{PHL} / t _{PLH}	propagation delay CE, CP to Q ₇ , Q ₇		52 19 15	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 6
t _{PHL} / t _{PLH}	propagation delay PL to Q ₇ , Q ₇		50 18 14	165 33 28		205 41 35		250 50 43	ns	2.0 4.5 6.0	Fig. 7
t _{PHL} / t _{PLH}	propagation delay D ₇ to Q ₇ , Q ₇		36 13 10	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 8
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
t _W	clock pulse width HIGH or LOW	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t _W	parallel load pulse width; LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
t _{rem}	removal time PL to CP, CE	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig. 7
t _{su}	set-up time D _s to CP, CE	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
t _{su}	set-up time CE to CP; CP to CE	80 16 14	17 6 5		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 9
t _{su}	set-up time D _n to PL	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 10
t _h	hold time D _s to CP, CE D _n to PL	5 5 5	6 2 2		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 9
t _h	hold time CE to CP CP to CE	5 5 5	-17 -6 -5		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 9
f _{max}	maximum clock pulse frequency	6 30 35	17 51 61		5 24 28		4 20 24		MHz	2.0 4.5 6.0	Fig. 6

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D_n	0.35
D_s	0.35
C_P	0.65
$\overline{CE}$	0.65
$\overline{PL}$	0.65

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)								UNIT	TEST CONDITIONS	
		74HCT									V _{CC} V	WAVEFORMS
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay C _E , CP to Q ₇ , Q ₇		17	34		43		51	ns	4.5	Fig. 6	
t _{PHL} / t _{PLH}	propagation delay P _L to Q ₇ , Q ₇		20	40		50		60	ns	4.5	Fig. 7	
t _{PHL} / t _{PLH}	propagation delay D ₇ to Q ₇ , Q ₇		14	28		35		42	ns	4.5	Fig. 8	
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig. 6	
t _W	clock pulse width HIGH or LOW	16	6		20		24		ns	4.5	Fig. 6	
t _W	parallel load pulse width; LOW	20	9		25		30		ns	4.5	Fig. 7	
t _{rem}	removal time P _L to CP, C _E	20	8		25		30		ns	4.5	Fig. 7	
t _{su}	set-up time D _s to CP, C _E	20	2		25		30		ns	4.5	Fig. 9	
t _{su}	set-up time C _E to CP; CP to C _E	20	7		25		30		ns	4.5	Fig. 9	
t _{su}	set-up time D _n to P _L	20	10		25		30		ns	4.5	Fig. 10	
t _h	hold time D _s to CP, C _E ; D _n to P _L	7	−1		9		11		ns	4.5	Fig. 9	
t _h	hold time C _E to CP, CP to C _E	0	−7		0		0		ns	4.5	Fig. 9	
f _{max}	maximum clock pulse frequency	26	44		21		17		MHz	4.5	Fig. 6	

AC WAVEFORMS




Fig. 6 Waveforms showing the clock (CP) to output (Q_7 or $\bar{Q}_7$) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 7 Waveforms showing the parallel load ($\bar{PL}$) pulse width, the parallel load to output (Q_7 or $\bar{Q}_7$) propagation delays, the parallel load to clock (CP) and clock enable ($\bar{CE}$) removal time.




Fig. 8 Waveforms showing the data input (D_n) to output (Q_7 or $\bar{Q}_7$) propagation delays when $\bar{PL}$ is LOW.




Fig. 9 Waveforms showing the set-up and hold times from the serial data input (D_s) to the clock (CP) and clock enable ($\bar{CE}$) inputs, from the clock enable input ($\bar{CE}$) to the clock input (CP) and from the clock input (CP) to the clock enable input ($\bar{CE}$).




Fig. 10 Waveforms showing the set-up and hold times from the data inputs (D_n) to the parallel load input ($\bar{PL}$).

Note to AC waveforms

- (1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$
- HCT: $V_M = 1.3\text{ V}$; $V_I = \text{GND to } 3\text{ V}$.

Note to Figs 6 and 7

The changing to output assumes internal Q_6 opposite state from Q_7 .

Note to Fig. 9

$\bar{CE}$ may change only from HIGH-to-LOW while CP is LOW.

The shaded areas indicate when the input is permitted to change for predictable output performance.